

EM189771487

EL169835285

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION FOR LETTERS PATENT

* * * * *

SEMICONDUCTOR TRANSISTOR DEVICES AND
METHODS FOR FORMING SEMICONDUCTOR
TRANSISTOR DEVICES

* * * * *

INVENTORS

Aftab Ahmad
David J. Keller

ATTORNEY'S DOCKET NO. MI22-447

EL844053675

RELATED PATENT DATA

This patent is a continuation-in-part of U.S. patent application Serial No. _____, filed on February 22, 1996, entitled "Semiconductor Processing Method of Fabricating Field Effect Transistors", listing the inventors as Aftab Ahmad and Kirk Prall, and which is now U.S. patent number _____.

TECHNICAL FIELD

This patent pertains to methods of forming graded junction regions operatively adjacent transistor gates, methods of forming graded junction regions operatively adjacent transistor gates of CMOS circuitry, and methods of forming graded junction regions operatively adjacent peripheral NMOS transistor gates and operatively adjacent the transistor gates of a memory array. The patent also pertains to semiconductor transistor devices generally.

BACKGROUND OF THE INVENTION

This invention grew out of a need to improve the methods of implanting graded junction regions within semiconductor devices and to thereby enhance production of integrated circuitry. Some typical types of graded junction regions are described with reference to Fig. 1.

In Fig. 1 is shown a semiconductor wafer fragment 10 comprising a portion of a semiconductor wafer material 12. Wafer 12 comprises an upper surface 13. Preferably, the semiconductor material of

1 wafer 12 comprises conductively doped polysilicon. Above and within
2 semiconductor wafer 12 is formed a transistor device 14. Device 14
3 comprises a gate 16, source/drain regions 18, and graded junction
4 regions 20 and 22.

5 Gate 16 further comprises a gate oxide layer 24, a polysilicon
6 layer 26, a refractory metal layer 28, an upper oxide layer 29, and a
7 cap layer 30. Refractory metal layer 28 typically comprises a metal-
8 silicide, such as tungsten silicide or titanium silicide, and cap layer 30
9 preferably comprises silicon nitride.

10 Gate 16 also comprises opposing lateral sidewalls 32. Sidewall
11 spacers 34 are adjacent sidewalls 32 and comprise a sidewall spacer
12 material, preferably silicon nitride. Sidewall spacers 34 comprise a
13 lateral thickness "X", which as measured at about the height of metal
14 layer 28 is typically from about 200 Angstroms to about 1000
15 Angstroms.

16 Also, adjacent lateral sidewalls 32 is a silicon oxide layer 36.
17 Silicon oxide layer 36 is generally formed by oxidizing the polysilicon
18 of gate 16 and the polysilicon of upper surface 13 of wafer 12.

19 Source/drain regions 18 contain a conductivity enhancing dopant
20 of a type dictated by the type of transistor device 14. If transistor
21 device 14 is a P-channel Metal-Oxide Semiconductor (PMOS) field effect
22 transistor, then source/drain regions 18 will comprise a p-type dopant.
23 If, on the other hand, transistor device 14 is an N-channel Metal-Oxide
24

1 Semiconductor (NMOS) field effect transistor, source/drain regions 18
2 will comprise n-type dopant.

3 Graded junction regions 20 and 22 are typically lightly doped
4 drain (LDD) regions and halo regions. Generally, and preferably, the
5 graded junction region extending nearest to gate 16, i.e., region 22, will
6 be a halo region and the other graded junction region, i.e., region 20,
7 will be an LDD region. However, the order of the graded junction
8 regions can be reversed. Also, one or both of the graded junction
9 regions may be eliminated in various transistor devices.

10 The LDD regions comprise conductivity enhancing dopant of the
11 same conductivity type as the adjacent source/drain regions. Thus, in
12 an NMOS device the LDD regions comprise n-type dopant and in a
13 PMOS device the LDD regions comprise p-type dopant. The LDD
14 regions reduce the electric field under gate 16 and thereby reduce the
15 energy of hot electrons within transistor device 14. Such reduction in
16 energy can reduce the damage caused to device 14 by hot electrons.

17 The halo regions comprise conductivity enhancing dopant of a
18 different conductivity type than the adjacent source/drain regions. Thus,
19 in an NMOS device the halo regions comprise a p-type dopant and in
20 a PMOS device the halo regions comprise n-type dopant. The halo
21 regions are used to improve the punch-through resistance of transistor
22 device 14.

23 Referring to Fig. 2, a semiconductor wafer fragment 40 is
24 illustrated at a processing step in accordance with the prior art.

Fragment 40 comprises a portion of semiconductor wafer material 42. The semiconductor material of wafer 42 preferably comprises conductively doped polysilicon. The shown wafer fragment 40 is subdivided into three defined regions: PMOS region 44 (only a portion of which is shown), peripheral NMOS region 46, and memory array region 48 (only a portion of which is shown). Regions 44 and 46 together comprise a defined peripheral region 50 (only a portion of which is shown).

The semiconductor material of wafer 42 within peripheral NMOS region 46 and memory array region 48 is typically polysilicon lightly doped with a p-type impurity. The semiconductor material of wafer 42 within PMOS region 44 is typically polysilicon comprising a well 52 which is lightly doped with an n-type impurity.

A series of transistor gates 54, 56, 58 and 60 are provided on a top surface 61 of wafer 42. Gate 54 corresponds to a PMOS transistor gate, gate 56 corresponds to a peripheral NMOS transistor gate, and gates 58 and 60 correspond to memory array NMOS transistor gates. Also shown are field oxide regions 62 between the transistor gates and a word line 64 (only a portion of which is shown) over one of the field oxide regions. Gates 54, 56, 58 and 60, as well as word line 64, all comprise a gate oxide layer 66, a polysilicon layer 68, a refractory metal layer 70, an upper oxide layer 71, and a cap 72, as was described previously regarding transistor device 14. Further, each

1 of gates 54, 56, 58, and 60, as well as word line 64, comprise opposing
2 lateral sidewalls 63.

3 A prior art processing method of forming graded junction regions
4 for the circuitry of Fig. 2 is described with reference to Figs. 3-6.

5 Referring to Fig. 3, n-type regions 74 and 76 are implanted into
6 peripheral and memory NMOS regions 46 and 48 respectively.
7 Regions 74 are peripheral NMOS LDD regions implanted operatively
8 adjacent peripheral NMOS gate 56, while regions 76 are memory array
9 source/drain regions implanted operatively adjacent memory array NMOS
10 gates 58 and 60. As the memory array source/drain regions 76 are
11 typically implanted at a dopant concentration and depth comparable to
12 the peripheral NMOS LDD regions 74, regions 74 and 76 are typically
13 implanted during a common implant step.

14 Also referring to Fig. 3, p-type LDD regions are implanted
15 operatively adjacent PMOS gate 54 to form PMOS LDD regions 78.

16 After the implant of regions 74, 76, and 78, the polysilicon of
17 gates 54, 56, 58 and 60 as well as of word line 64 and upper
18 surface 61 is oxidized to form the silicon oxide layer 80.

19 Referring to Fig. 4, a first masking layer provision step occurs as
20 PMOS region 44 and memory array region 48 are covered with a
21 masking layer 82, preferably of photoresist. Subsequently, a p-type
22 dopant 84 is implanted into peripheral NMOS region 46 to form
23 peripheral NMOS halo regions 86 operatively adjacent peripheral NMOS
24 gate 56. Halo regions 86 are displaced further from gate 56 than LDD

regions 74 as a result of LDD regions 74 being implanted prior to formation of oxide layer 80 and halo regions 86 being implanted subsequent to formation of oxide layer 80.

Referring to Fig. 5, masking layer 82 is removed and subsequently sidewall spacers 88, 90, 92, 94 and 96 are provided adjacent gates 54, 56, 58, 60 and word line 64, respectively.

Referring to Fig. 6, a second masking layer provision step occurs as PMOS region 44 and memory array region 48 are again masked, this time with a masking layer 98, preferably of photoresist. Subsequently, n-type dopant 100 is implanted into peripheral NMOS region 46 to form peripheral NMOS source/drain regions 102 operatively adjacent peripheral NMOS gate 56. Source/drain regions 102 are displaced further from gate 56 than graded junction regions 74 and 86 as a result of source/drain regions 102 being implanted subsequent to provision of sidewall spacers 90 and graded junction regions 74 and 86 being implanted prior to provision of sidewall spacers 90.

The net result of the steps shown in Figs. 2-6 is to create a peripheral NMOS having source/drain regions 102, halo regions 86, and LDD regions 74, and to further create an array of NMOS memory device transistors having source/drain regions 76. Thus, the net result of the processing of Figs. 2-6 is to create a peripheral NMOS transistor device 101 and an array of NMOS memory transistor devices 103.

The memory transistors 103 and peripheral NMOS transistor 101 are next typically further processed by: (1) deposition of a nitride or

oxide cap over transistors 101 and 103 to block borophosphosilicate glass (BPSG) out-diffusion; (2) BPSG deposition over transistors 101 and 103; (3) the formation of contact openings to the source/drain regions of transistors 101 and 103; and (4) the provision of conductive plugs within the contact openings to form ohmic contacts with the source/drain regions.

A problem with the processing of Figs. 3-6 is that the shown two separate masking steps (the masking steps of Figs. 4 and 6) are utilized between the formation of the peripheral NMOS LDD region 74 (shown in Fig. 3) and the implant of source/drain regions 102 (shown in Fig. 6) during the formation of the peripheral NMOS transistor 101. As each masking step carries with it a risk of mask misalignment, it would be desirable to eliminate at least one of the masking steps. Also, and perhaps more importantly, as the cost of forming an integrated circuit increases as the number of masking steps is increased, it would be desirable to eliminate at least one of the masking steps.

Although the above discussion of prior art was limited toward applications in which the PMOS transistor gate and NMOS transistor gates were patterned concurrently (a so-called "non-split-poly" process), similar masking steps, and associated desirability of eliminating masking steps, occur in applications in which a PMOS transistor gate is patterned non-concurrently with the NMOS transistor gates (the so-called "split-poly" processes). A prior art split-poly process is described with reference to Figs. 7-12.

1 Referring to Fig. 7, a semiconductor wafer fragment 240 is
2 illustrated at a processing step in accordance with the prior art.
3 Fragment 240 comprises a portion of a semiconductor material wafer 42,
4 which is preferably the same type of semiconductor material as discussed
5 previously regarding Figs. 2-6. The shown wafer fragment 240 is
6 subdivided into three defined regions: PMOS region 244 (only a portion
7 of which is shown), peripheral NMOS region 246, and memory array
8 region 248 (only a portion of which is shown). Regions 244 and 246
9 together comprise a defined peripheral region 250 (only a portion of
10 which is shown).

11 The semiconductor material of wafer 42 within peripheral NMOS
12 region 246 and memory array region 248 is typically polysilicon lightly
13 doped with a p-type impurity. The semiconductor material of wafer 42
14 within PMOS region 244 is typically polysilicon comprising a well 252
15 which is lightly doped with an n-type impurity.

16 A series of field oxide regions 262 are provided on top of
17 wafer 42. Between field oxide regions 262, and over a top surface 261
18 of wafer 42, is provided a gate oxide layer 266. Over gate oxide
19 layers 266 and over field oxide regions 262 is provided a gate
20 layer 253. Gate layer 253 typically comprises a polysilicon layer 268,
21 a refractory metal layer 270, an upper oxide layer 271 and a cap 272.

22 Referring to Fig. 8, gate layer 253 is patterned over peripheral
23 NMOS and memory array regions 246 and 248, while leaving layer 253
24 unpatterned over PMOS region 244. Accordingly, a series of transistor

1 gates, 256, 258 and 260, are formed over regions 246 and 248 while
2 leaving an unpatterned gate layer strip 251 over region 244. Also
3 patterned is a word line 264 (only a portion of which is shown) over
4 one of the field oxide regions of memory array region 248.

5 Gate 256 corresponds to a peripheral NMOS transistor gate and
6 gates 258 and 260 correspond to memory array NMOS transistor gates.
7 The gates, as well as word line 264, all comprise a gate oxide
8 layer 266, a polysilicon layer 268, a refractory metal layer 270, an
9 upper oxide layer 271, and a cap 272; structures which were described
10 previously regarding transistor device 14. Also, each of gates 256, 258
11 and 260, as well as word line 264, comprise opposing lateral
12 sidewalls 263.

13 Referring to Fig. 9, n-type regions 274 and 276 are implanted into
14 peripheral and memory NMOS regions 246 and 248, respectively.
15 Regions 274 are peripheral NMOS LDD regions implanted operatively
16 adjacent peripheral NMOS gate 256, while regions 276 are memory
17 array source/drain regions implanted operatively adjacent memory array
18 NMOS gates 258 and 260. As the memory array source/drain
19 regions 276 are typically implanted at a dopant concentration and depth
20 comparable to the peripheral NMOS LDD regions 274, regions 274
21 and 276 are typically implanted during a common implant step.

22 After the implant of regions 274 and 276, the polysilicon of
23 gates 256, 258 and 260, word line 264, upper surface 261 and
24

unpatterned gate layer strip 251 is oxidized to form silicon oxide layer 280.

Referring to Fig. 10, a first masking layer provision step occurs as memory array region 248 is covered with a masking layer 282, preferably of photoresist. Subsequently, a p-type dopant 284 is implanted into peripheral NMOS region 246 to form peripheral NMOS halo regions 286 operatively adjacent peripheral NMOS gate 256. The PMOS region 244 is typically not covered by masking layer 282, as the cap layer 272 of unpatterned gate layer strip 251 is typically thick enough to effectively inhibit penetration of dopant 284 into the material beneath the cap layer 272.

Halo regions 286 are displaced further from gate 256 than LDD regions 274 as a result of LDD regions 274 being implanted prior to formation of oxide layer 280 and halo regions 286 being implanted subsequent to formation of oxide layer 280.

Referring to Fig. 11, masking layer 282 is removed. Subsequently, sidewall spacers 288, 290, 292, 294 and 296 are provided adjacent unpatterned gate layer strip 251, gates 256, 258 and 260, and word line 264, respectively. The sidewall spacers over the memory array region 248 will ultimately function to electrically insulate word line 264 from the memory devices encompassing memory transistors 258 and 260. The sidewall spacers over peripheral NMOS region 246, i.e., sidewall spacers 290, will ultimately function to space peripheral NMOS

1 source/drain regions outwardly from gate 256 relative the graded junction
2 regions 274 and 286, as shown in Fig. 12.

3 Referring to Fig. 12, a second masking layer provision step occurs
4 as memory array region 248 is again masked, this time with a masking
5 layer 298, preferably of photoresist. Subsequently, n-type dopant 300
6 is implanted into peripheral NMOS region 246 to form peripheral
7 NMOS source/drain regions 302 operatively adjacent peripheral NMOS
8 gate 256. As alluded to above with reference to Fig. 11, source/drain
9 regions 302 are displaced further from gate 256 than graded junction
10 regions 274 and 286 as a result of the use of sidewall spacers 290.
11 More specifically, source/drain regions 302 are displaced further outward
12 from gate 256 than regions 274 and 286 because regions 302 were
13 implanted subsequent to the provision of the sidewall spacers 290
14 whereas regions 274 and 286 were implanted prior to provision of the
15 sidewall spacers 290.

16 The net result of the processing of Figs. 7-12 is to create a
17 peripheral NMOS transistor device 301, an array of insulated NMOS
18 memory transistor devices 303 and an insulated word line 307. The
19 peripheral NMOS device 301 further comprising source/drain regions 302,
20 halo regions 286, and LDD regions 274; and the array of NMOS
21 memory device transistors 303 further comprising source/drain
22 regions 276.

23 The memory transistors 303 and peripheral NMOS transistor 301
24 are next typically further processed by: (1) deposition of a silicon

1 nitride or silicon oxide cap over transistors 301 and 303 to block
2 borophosphosilicate glass (BPSG) out-diffusion; (2) BPSG deposition over
3 transistors 301 and 303; (3) the formation of contact openings to the
4 source/drain regions of transistors 301 and 303; and (4) the provision
5 of conductive plugs within the contact openings to form ohmic contacts
6 with the source/drain regions. Also, a PMOS transistor would typically
7 be provided over PMOS region 244 by patterning unpatterned masking
8 layer strip 251 to form a transistor gate and then providing source/drain
9 regions, and possibly graded junction regions, operatively adjacent the
10 transistor gate. The formed PMOS transistor and one or more of the
11 NMOS transistors could be utilized in formation of CMOS circuitry.

12 A problem with the prior art processing sequence of Figs. 7-12
13 is that two separate masking layer provision steps are utilized between
14 the formation of the peripheral NMOS LDD region 274 (shown in
15 Fig. 9) and the implant of source/drain regions 302 (shown in Fig. 12)
16 which completes formation of the peripheral NMOS transistor
17 device 301. As each masking layer provision step carries with it a risk
18 of mask misalignment, it would be desirable to eliminate at least one
19 of these two steps. Also, and perhaps more importantly, as the cost
20 of forming an integrated circuit increases as the number of masking
21 layer provision steps is increased, it would be desirable to eliminate at
22 least one of these two steps.

BRIEF DESCRIPTION OF THE DRAWINGS

Preferred embodiments of the invention are described below with reference to the following accompanying drawings.

Fig. 1 is a diagrammatic fragmentary sectional view of a prior art semiconductor wafer fragment illustrating a transistor device known in the art.

Fig. 2 is a diagrammatic fragmentary sectional view of a semiconductor wafer fragment at one processing step in accordance with a prior art processing method.

Fig. 3 is a view of the Fig. 2 wafer shown at a processing step subsequent to that shown in Fig. 2.

Fig. 4 is a view of the Fig. 2 wafer shown at a processing step subsequent to that of Fig. 3.

Fig. 5 is a view of the Fig. 2 wafer shown at a step subsequent to that of Fig. 4.

Fig. 6 is a view of the Fig. 2 wafer shown at a step subsequent to that of Fig. 5.

Fig. 7 is a diagrammatic fragmentary sectional view of a semiconductor wafer fragment at one processing step in accordance with a prior art processing method.

Fig. 8 is a view of the Fig. 7 wafer shown at a prior art processing step subsequent to that shown in Fig. 7.

Fig. 9 is a view of the Fig. 7 wafer shown at a prior art processing step subsequent to that of Fig. 8.

1 Fig. 10 is a view of the Fig. 7 wafer shown at a prior art
2 processing step subsequent to that of Fig. 9.

3 Fig. 11 is a view of the Fig. 7 wafer shown at a prior art
4 processing step subsequent to that of Fig. 10.

5 Fig. 12 is a view of the Fig. 7 wafer shown at a prior art
6 processing step subsequent to that of Fig. 11.

7 Fig. 13 is a view of the Fig. 2 wafer fragment shown at a
8 processing step in accordance with one embodiment of the invention,
9 shown at a processing step subsequent to that of Fig. 2.

10 Fig. 14 is a view of the Fig. 2 wafer shown at a processing step
11 subsequent to that of Fig. 13.

12 Fig. 15 is a view of the Fig. 2 wafer fragment shown at a step
13 subsequent to that of Fig. 14.

14 Fig. 16 is a view of the Fig. 2 wafer fragment shown at a step
15 subsequent to that of Fig. 15.

16 Fig. 17 is a view of the Fig. 2 wafer fragment shown at a step
17 subsequent to that of Fig. 16.

18 Fig. 18 is a view of the Fig. 2 wafer fragment shown at a step
19 subsequent to that of Fig. 17.

20 Fig. 19 is an isometric view of a semiconductor wafer.

21 Fig. 20 is a view of the Fig. 2 wafer fragment shown at a step
22 subsequent to that of Fig. 15 in accordance with a second embodiment
23 of the invention.
24

1 Fig. 21 is a view of the Fig. 2 wafer fragment shown at a step
2 subsequent to that of Fig. 17 in accordance with the second
3 embodiment of the invention.

4 Fig. 22 is a view of the Fig. 2 wafer fragment shown at a
5 processing step in accordance with a third embodiment of the invention.

6 Fig. 23 is a view of the Fig. 2 wafer fragment shown at a step
7 subsequent to that of Fig. 22.

8 Fig. 24 is a view of the Fig. 2 wafer fragment shown at a
9 processing step subsequent to that of Fig. 23.

10 Fig. 25 is a view of the Fig. 2 wafer fragment shown at a
11 processing step subsequent to that of Fig. 24.

12 Fig. 26 is a view of the Fig. 7 wafer fragment shown at a
13 processing step in accordance with a fourth embodiment of the
14 invention, shown at a processing step subsequent to that of Fig. 8.

15 Fig. 27 is a view of the Fig. 7 wafer shown at a processing step
16 subsequent to that of Fig. 26.

17 Fig. 28 is a view of the Fig. 7 wafer fragment shown at a
18 processing step subsequent to that of Fig. 27.

19 Fig. 29 is a view of the Fig. 7 wafer fragment shown at a
20 processing step subsequent to that of Fig. 28.

21 Fig. 30 is a view of the Fig. 7 wafer fragment shown at a
22 processing step subsequent to that of Fig. 8 in accordance with a fifth
23 embodiment of the invention.
24

1 Fig. 31 is a view of the Fig. 7 wafer fragment shown at a
2 processing step subsequent to that of Fig. 29.

3 Fig. 32 is a view of the Fig. 7 wafer fragment shown at a
4 processing step subsequent to that of Fig. 28 in accordance with a sixth
5 embodiment of the invention.

6 Fig. 33 is a view of the Fig. 7 wafer fragment shown at a
7 processing step subsequent to that of Fig. 32.

8 Fig. 34 is a view of the Fig. 7 wafer fragment shown at a
9 processing step subsequent to that of Fig. 33.

10 Fig. 35 is a view of the Fig. 7 wafer fragment shown at a
11 processing step subsequent to that of Fig. 32 in accordance with a
12 seventh embodiment of the invention.

13 Fig. 36 is a view of the Fig. 7 wafer shown at a processing step
14 subsequent to that of Fig. 35.

15 Fig. 37 is a view of the Fig. 7 wafer shown at a processing step
16 subsequent to that of Fig. 29 in accordance with an eighth embodiment
17 of the invention.

18 Fig. 38 is a view of the Fig. 7 wafer fragment shown at a
19 processing step subsequent to that of Fig. 37.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws "to promote the progress of science and useful arts" (Article 1, Section 8).

In one aspect, the invention is a method for implanting graded junction regions into a peripheral NMOS transistor and source/drain regions into a memory array of NMOS transistors, the method comprising the following steps:

providing a semiconductor material wafer;

defining a memory array region of the wafer;

defining a PMOS region and a peripheral NMOS region of the wafer;

providing a PMOS transistor gate over the PMOS region, providing a peripheral NMOS transistor gate over the peripheral NMOS region, and providing an array of memory NMOS transistor gates over the memory array region, the transistor gates having opposing lateral sidewalls;

providing sidewall spacers adjacent the sidewalls of the transistor gates, the sidewall spacers having a lateral thickness and comprising a sidewall spacer material;

providing a masking layer over the PMOS region and over the memory array region;

after providing the masking layer over the PMOS region and the memory array region, and after providing the sidewall spacers adjacent

1 the peripheral NMOS transistor gate, implanting an n-type conductivity-
2 enhancing dopant into the semiconductor wafer to form electrically
3 conductive peripheral NMOS source/drain regions within the
4 semiconductor material operatively adjacent the peripheral NMOS
5 transistor gate;

6 after forming the electrically conductive NMOS source/drain
7 regions, etching the sidewall spacer material adjacent the peripheral
8 NMOS transistor gate to remove only a portion of said spacer material
9 and to thereby decrease the lateral thickness of the sidewall spacers
10 adjacent the peripheral NMOS transistor gate; and

11 after decreasing the lateral thickness of the sidewall spacers
12 adjacent the peripheral NMOS transistor gate, implanting p-type
13 conductivity-enhancing dopant into the semiconductor material to form
14 halo regions operatively adjacent the peripheral NMOS source/drain
15 regions.

16 In another aspect, the invention is a method for forming graded
17 junction regions operatively adjacent a transistor gate, the method
18 comprising the following steps:

19 providing a semiconductor material wafer;

20 providing a transistor gate over the semiconductor material wafer,
21 the transistor gate having opposing lateral sidewalls;

22 providing sidewall spacers adjacent the sidewalls of the transistor
23 gate, the sidewall spacers having a lateral thickness and comprising a
24 sidewall spacer material;

1 after providing the sidewall spacers, implanting a first conductivity-
2 enhancing dopant into the semiconductor wafer to form electrically
3 conductive source/drain regions within the semiconductor material
4 operatively adjacent the transistor gate;

5 after forming the electrically conductive source/drain regions,
6 etching the sidewall spacer material to remove only a portion of said
7 spacer material and to thereby decrease the lateral thickness of the
8 sidewall spacers; and

9 after decreasing the lateral thickness of the sidewall spacers,
10 implanting a second conductivity-enhancing dopant into the semiconductor
11 material to form graded junction regions operatively adjacent the source/
12 drain regions.

13 In yet another aspect, the invention is a semiconductor transistor
14 device comprising:

15 a region of a semiconductor material wafer;

16 a transistor gate over a portion of the region of the
17 semiconductor material wafer, the transistor gate having opposing lateral
18 sidewalls;

19 opposing source/drain regions operatively adjacent the transistor
20 gate, each source/drain region having an inner lateral boundary;

21 opposing sidewall spacers adjacent the sidewalls of the transistor
22 gate, each sidewall spacer having an outer lateral edge, the sidewall
23 spacers and source/drain regions being paired such that the outer lateral
24

edges of the sidewall spacers are displaced laterally inwardly relative to the inner lateral boundaries of the source/drain regions; and

lateral gaps, the lateral gaps extending from the outer lateral edges of the sidewall spacers to the inner lateral boundaries of the source/drain regions.

In yet another aspect, the invention is a method for forming graded junction regions operatively adjacent a transistor gate of CMOS circuitry, the method comprising the following steps:

providing a semiconductor material wafer;

defining a PMOS region and an NMOS region of the wafer;

providing a gate layer over the PMOS region and over the NMOS region;

patterning the gate layer over the NMOS region to form an NMOS transistor gate over the NMOS region while leaving the gate layer over the PMOS region unpatterned, the NMOS transistor gate having opposing lateral sidewalls;

providing sidewall spacers adjacent the sidewalls of the NMOS transistor gate, the sidewall spacers having a lateral thickness and comprising a sidewall spacer material;

after providing the sidewall spacers, forming electrically conductive NMOS source/drain regions within the semiconductor material operatively adjacent the NMOS transistor gate;

after forming the electrically conductive NMOS source/drain regions, etching the sidewall spacer material adjacent the NMOS

1 transistor gate to remove only a portion of said spacer material and to
2 thereby decrease the lateral thickness of the sidewall spacers; and

3 after decreasing the lateral thickness of the sidewall spacers
4 adjacent the NMOS transistor gate, implanting conductivity-enhancing
5 dopant into the semiconductor material to thereby form NMOS graded
6 junction regions operatively adjacent the NMOS source/drain regions.

7 More specifically, the invention pertains to semiconductor transistor
8 devices, to methods of forming such transistor devices, and to methods
9 for forming graded junction regions within such devices. The invention
10 is thought to have particular pertinence to areas of integrated device
11 formation wherein a peripheral NMOS transistor device is formed in
12 conjunction with an array of memory NMOS devices. A first
13 embodiment of the invention is described with reference to Figs. 13-16.

14 Referring first to Fig. 13, a semiconductor wafer fragment 40 is
15 shown at a processing step subsequent to that of the prior art step of
16 Fig. 2. The semiconductor wafer fragment 40 of Fig. 13 is actually
17 identical to the wafer fragment 40 of Fig. 3, and is generally produced
18 by the prior art methods described above regarding Fig. 3. Accordingly,
19 wafer fragment 40 of Fig. 13 comprises defined PMOS, peripheral
20 NMOS, and memory array regions 44, 46 and 48, as well as a defined
21 peripheral region 50. Wafer fragment 40 further comprises a polysilicon
22 semiconductor material wafer 42 above which is provided a PMOS
23 transistor gate 54, a peripheral NMOS transistor gate 56, NMOS
24 memory array transistor gates 58 and 60, and a word line 64. The

1 gates and word line comprise a gate oxide layer 66, a polysilicon
2 layer 68, a refractory metal layer 70, an upper oxide layer 71, and a
3 cap layer 72. Cap layer 72 is preferably silicon nitride, and preferably
4 has a vertical thickness "Z" of from about 1500 Angstroms to
5 about 4500 Angstroms, with 3000 Angstroms being most preferred.

6 The Fig. 13 wafer further comprises peripheral NMOS and PMOS
7 LDD regions 74 and 78, as well as memory NMOS source/drain
8 regions 76. Also, gates 54, 56, 58 and 60 comprise opposing lateral
9 sidewalls 63. A silicon oxide layer 80 extends along the polysilicon
10 sidewalls of gates 54, 56, 58 and 60, as well as along an upper
11 surface 61 of wafer 42.

12 Referring to Fig. 14, sidewall spacers 88, 90, 92, 94 and 96 are
13 provided adjacent sidewalls 63 of transistor gates 54, 56, 58 and 60, as
14 well as adjacent word line 64. Methods for provision of such sidewall
15 spacers are known to persons of ordinary skill in the art.

16 Sidewall spacers 88, 90, 92, 94 and 96 comprise a sidewall spacer
17 material and a lateral thickness "X". As discussed above regarding the
18 prior art Fig. 1, the sidewall spacer material will preferably be silicon
19 nitride, and thickness "X" will preferably be from about 200 Angstroms
20 to about 1000 Angstroms as measured at about the level of refractory
21 metal layer 70.

22 Referring to Fig. 15, a masking layer provision step occurs as
23 PMOS and memory array regions 44 and 48 are covered with a masking
24 layer 104, preferably of photoresist. Subsequently, an n-type conductivity

enhancing dopant 106 is implanted into semiconductor material wafer 42 to form electrically conductive NMOS source/drain regions 108 within the semiconductor material wafer. N-type conductivity enhancing dopant 106 will preferably comprise arsenic and will preferably be implanted at a dose of from about 1×10^{15} atoms/cm² to about 4×10^{15} atoms/cm² and at an energy of from about 10 KeV to about 50 KeV.

Referring to Fig. 16, the thickness "X" of sidewall spacers 90 is decreased by removing sidewall spacer material from the spacers 90. Preferably, such removal is accomplished with an isotropic etch. Most preferably, the isotropic etch is a high pressure reactive ion etch utilizing NF₃, He, and O₂. Also preferably, the thickness "X" will be decreased by 10 to 90% of its original value. Most preferably, the original value of thickness "X" will be about 700 Angstroms and the thickness will be decreased by about 400 Angstroms or 57% by the etch. However, the sidewall spacer material of sidewalls 90 may also be completely removed, as discussed in more detail below in regard to Fig. 32, to thereby expose the oxide layer 80 adjacent gate 56. It is noted that, since cap layer 72 is formed from silicon nitride, the etch of sidewall spacers 90 will also decrease the horizontal thickness "Z" of layer 72. Preferably, the original thickness "Z" of layer 72 will be substantially more than the original thickness "X" of spacers 90. For instance, if spacers 90 have an original thickness "X" of 700 Angstroms, cap layer 72 will preferably have an original thickness "Z" of

about 3000 Angstroms so that capping layer 72 is not lost during the etch of sidewalls 90.

After the etch of sidewalls 90, a p-type conductivity enhancing dopant 110 is implanted into semiconductor material wafer 42 to form peripheral NMOS halo regions 112. P-type conductivity enhancing dopant 110 will preferably comprise boron. Most preferably, p-type dopant 110 will be BF_2 and will be implanted at a dose of from about 5×10^{12} atoms/cm² to about 5×10^{13} atoms/cm² and at an energy of from about 10 KeV to about 100 KeV.

The process of Figs. 13-16 forms a peripheral NMOS transistor device 105 and an array of NMOS memory transistor devices 103. Transistors 105 and 103 are functionally comparable integrated devices to the devices 101 and 103 formed by the prior art process of Figs. 2-6, but were formed with one less masking layer provision step. The prior art process of Figs. 2-6 utilizes two masking layer provision steps, shown at Figs. 4 and 6, after the provision of the peripheral NMOS LDD region 74 (shown in Fig. 3), and prior to a last implant of dopant (the implant of dopant 100) which completes transistors 101 and 103. In contrast, the process of Figs. 13-16 utilizes only the one masking layer provision step, shown at Fig. 15, after the provision of the peripheral NMOS LDD region 74 (shown in Fig. 13), and prior to a last implant of dopant (the implant of dopant 110) which completes transistors 105 and 103. Yet, both processes result in the formation of a peripheral NMOS, either 101 or 105, with source/drain regions, halo

regions and LDD regions, as well as in the formation of an array of NMOS memory transistors 103 with source/drain regions.

A difference between the transistor device 105 formed by the process of Figs. 13-16 and the prior art transistor devices, such as exemplified by the devices 14 in Fig. 1 and 101 in Fig. 6, is in the location of the source/drain regions relative to the sidewall spacers. The sidewall spacers 90 of transistor device 105 have outer lateral edges 91 which are displaced laterally inwardly relative to an inner lateral boundary 107 of source/drain regions 108. Thus, a lateral gap 93 exists between the outer lateral edge 91 of sidewall spacer 90 and the inner lateral boundary 107 of source/drain regions 108. No such lateral gap exists in prior art transistor devices 14 and 101.

The length of lateral gap 93 will be approximately equal to the amount by which the lateral thickness "X" of sidewall spacers 90 is decreased subsequent to the formation of source/drain regions 108. For instance, in the most preferable aspect of the invention discussed above with reference to Fig. 16, the lateral thickness "X" is decreased by about 400 Angstroms after formation of source/drain regions 108. In such a most preferable aspect of the invention, the length of the lateral gap 93 in the resulting transistor device 105 will also be about 400 Angstroms. Preferably, the length of lateral gap 93 will be from about 150 Angstroms to about 600 Angstroms.

As shown in Fig. 16, the lateral gap 93 essentially provides a slit or pocket for implanting graded junction regions 112 inwardly adjacent

1 to source/drain regions 108. Thus, in the shown preferred aspect of the
2 invention, the lateral gap 93 within wafer 42 comprises a graded
3 junction region 112 which is inwardly adjacent source/drain regions 108.

4 The process of the present invention may be further utilized in
5 completing formation of a PMOS transistor over PMOS region 44 as
6 described with reference to Figs. 17 and 18.

7 Referring to Fig. 17, masking layer 104 is stripped from over
8 PMOS region 44 and a masking layer 114 is provided over peripheral
9 NMOS region 46. Next, a p-type conductivity enhancing dopant 116 is
10 implanted into the semiconductor material wafer 42 to form PMOS
11 source/drain regions 118 operatively adjacent PMOS gate 54. P-type
12 conductivity enhancing dopant 116 preferably comprises boron. Most
13 preferably, p-type dopant 116 comprises BF_2 and is implanted at a dose
14 of from about 1×10^{15} atoms/cm² to about 5×10^{15} atoms/cm² and
15 at an energy of from about 10 KeV to about 40 KeV.

16 Referring to Fig. 18, the lateral thickness "X" of spacers 88 is
17 reduced by removing spacer material. Preferably, this removal of spacer
18 material comprises the same preferable conditions described above with
19 reference to Fig. 16.

20 After decreasing the lateral thickness "X" of sidewall spacers 88,
21 n-type dopant 120 is implanted into wafer 42 to form PMOS halo
22 regions 122. The n-type dopant 120 preferably comprises phosphorus
23 and is preferably implanted at a dose of from about 1×10^{12}
24

1 atoms/cm² to about 5×10^{13} atoms/cm² and at implant energy of
2 from about 30 KeV to about 70 KeV.

3 The formation of halo regions 122 completes formation of a
4 PMOS transistor 124 comprising PMOS gate 54, source/drain regions 118,
5 LDD regions 78, and halo regions 122.

6 In combination, processing steps 13-18 of the present invention
7 produce the PMOS transistor device 124, the peripheral NMOS transistor
8 device 105, and the NMOS memory transistor devices 103. An alternate
9 embodiment of the present invention is described with reference to
10 Figs. 19, 20 and 21.

11 Referring to Fig. 19, semiconductor wafer material 42, when
12 viewed from a distance, has an overall planar configuration which
13 establishes a virtual planar top surface 126 and an axis "Y" normal to
14 virtual planar top surface 126. It is to be understood that virtual
15 planar top surface 126 is an imaginary surface. The virtual surface 126
16 is defined as the apparently flat surface of a semiconductor wafer
17 material which appears when the wafer is viewed from a distance.
18 Thus, virtual surface 126 exists regardless of whether the actual top
19 surface 61 (shown, for example, in Fig. 13) of semiconductor material
20 wafer 42 contains crevasses, protrusions, or devices, such as would result
21 from prior semiconductor processing steps.

22 Referring to Fig. 20, wafer fragment 40 is shown at a processing
23 step subsequent to that of Fig. 15. In Fig. 20, the lateral thickness
24 "X" of opposing lateral sidewalls 90 has been decreased in a process

1 similar to that described with reference to Fig. 16. Also, in Fig. 20
2 the p-type dopant 110 is implanted into semiconductor material wafer 42
3 to form NMOS halo regions in a manner similar to that described with
4 reference to Fig. 16. However, the embodiment of Fig. 20 differs from
5 that of Fig. 16 in that dopant 110 is implanted at an angle other than
6 parallel to the axis "Y" normal to the virtual planar top surface 126
7 (shown in Fig. 19) of semiconductor wafer material 42. Due to the
8 angled implant of dopant 110, the resulting peripheral NMOS halo
9 implant regions 128 are toed slightly inward and may actually penetrate
10 beneath silicon oxide layer 80 adjacent gate sidewalls 63, and may even
11 penetrate beneath the gate 56.

12 For the angled implant of Fig. 20, p-type dopant 110 is preferably
13 BF_2 and is preferably implanted at a dose of from about 1×10^{12}
14 atoms/cm² to about 1×10^{13} atoms/cm² and at an energy of from
15 about 20 KeV to about 120 KeV.

16 Referring to Fig. 21, wafer fragment 40 is shown at a processing
17 step subsequent to that of Fig. 17. Sidewall spacers 88 have been
18 reduced in lateral thickness "X", preferably by the methods discussed
19 above with reference to Fig. 18. The difference between Fig. 21 and
20 Fig. 18 is that in Fig. 21 the n-type conductivity enhancing dopant 120
21 is implanted at an angle other than parallel to the axis "Y" normal to
22 the virtual planar surface 126 (shown in Fig. 19) of semiconductor
23 material wafer 42 to form PMOS halo implant regions 130. Due to
24 the angled implant of dopant 120, halo implants 130 are toed inward

1 toward transistor gate 54 and may in fact penetrate beneath oxide
2 layer 80 adjacent sidewalls 63 of gate 54, and may even penetrate
3 beneath gate 54 itself.

4 For the angled implant of Fig. 21, dopant 120 is preferably
5 phosphorus and is preferably implanted at a dose of from
6 about 1×10^{12} atoms/cm² to about 1×10^{13} atoms/cm² and at an
7 energy of from about 20 KeV to about 120 KeV.

8 A further embodiment of the invention is described with reference
9 to Figs. 22-25.

10 Referring to Fig. 22, a semiconductor wafer fragment 40 is shown
11 subsequent to the processing step of Fig. 2. Silicon oxide layers 80 are
12 formed and sidewall spacers 88, 90, 92, 94 and 96 are provided
13 adjacent gates 54, 56, 58 and 60, as well as adjacent word line 64.

14 Referring to Fig. 23, PMOS source/drain regions 134 and NMOS
15 source/drain regions 136 are provided adjacent PMOS gate 54 and
16 peripheral NMOS gate 56, respectively. Methods for forming
17 source/drain regions 134 and 136 are known to persons of ordinary skill
18 in the art. Generally, such methods would comprise: (1) masking
19 memory array region 48 and PMOS region 44 while implanting an n-
20 type dopant into region 46 to form source/drain regions 136; (2)
21 stripping the masking layer from over the NMOS region 46; (3) masking
22 NMOS region 46 and memory array region 48 while implanting a p-type
23 dopant into PMOS region 44 to form source/drain regions 134; and (4)
24 stripping the masking layer from over the PMOS region 44.

1 Referring to Fig. 24, the lateral thickness "X" of sidewall
2 spacers 88, 90, 92, 94 and 96 has been reduced, preferably by an
3 etching step such as the etching step described above with reference to
4 Fig. 16. Subsequent to the reduction of lateral thickness "X", an n-type
5 conductivity enhancing dopant 138 is implanted into semiconductor
6 material wafer 42 to form PMOS halo regions 140, peripheral NMOS
7 LDD regions 142, and memory array source/drain regions 144. In the
8 shown embodiment, dopant 138 is implanted at an angle other than
9 parallel to the axis "Y" normal to virtual planar surface 126 of
10 semiconductor wafer material 42 (shown in Fig. 19). Such an angled
11 implant of dopant 138 may improve the penetration of dopant 138
12 beneath sidewall spacers 88, 90, 92 and 94. However, in a less
13 preferred aspect of the invention, dopant 138 could also be implanted
14 at an angle parallel to axis "Y". Preferably dopant 138 is phosphorus
15 and is implanted under either the conditions described above with
16 reference to Fig. 18, or under the conditions described with reference
17 to Fig. 21.

18 Referring to Fig. 25, a masking layer 132, preferably of
19 photoresist, is provided over memory array region 48. Subsequently a
20 p-type dopant 142 is implanted into PMOS region 44 and peripheral
21 NMOS region 46 to form PMOS LDD regions 145 operatively adjacent
22 PMOS gate 54 and to form peripheral NMOS halo regions 146
23 operatively adjacent NMOS gate 56. For reasons similar to those
24 discussed above regarding Fig. 24, dopant 142 is preferably implanted

1 at an angle to axis "Y" as shown. However, in a less preferred aspect
2 of the invention, the dopant may also be implanted parallel to axis "Y".
3 Preferably dopant 142 is BF_2 and is implanted under either the
4 conditions described above with reference to Fig. 17 or under the
5 conditions described with reference to Fig. 20.

6 The embodiment of the invention shown in Figs. 22-25 thus forms
7 a PMOS transistor 148, a NMOS transistor 150, and memory array
8 transistors 151 and 152.

9 The PMOS transistors, peripheral NMOS transistors, and memory
10 array transistors formed by any of the embodiments described above
11 may be further processed by: (1) deposition of a nitride or oxide cap
12 over the transistors to block borophosphosilicate glass (BPSG) out-
13 diffusion; (2) BPSG deposition over the transistors; (3) the formation
14 of contact openings to the source/drain regions of the transistors; and
15 (4) the provision of conductive plugs within the contact openings to
16 form ohmic contacts with the source/drain regions.

17 It is to be understood that the invention is not to be limited by
18 the embodiments shown in the drawings. For instance, silicon oxide
19 layer 80 is shown as formed prior to the peripheral NMOS LDD
20 regions and the memory array source/drain regions throughout the
21 illustrated embodiments. However, silicon oxide layer 80 would not
22 necessarily have to be formed at all, and would also not necessarily
23 need to be formed prior to formation of any of the shown graded
24 junction regions or source/drain regions.

Whereas the above-described embodiments were primarily directed toward application of the present invention to non-split-poly processes, the following embodiments, embodiments 4-8, are directed primarily toward application of the present invention to split-poly processes. The fourth embodiment of the invention is described with reference to Figs. 26-29.

Referring first to Fig. 26, a semiconductor wafer fragment 240 is shown at a processing step subsequent to that of the prior art step of Fig 8. The semiconductor wafer fragment 240 of Fig. 26 is actually identical to the wafer fragment 240 of Fig. 9, and is generally produced by the prior art methods described above regarding Fig. 9. Accordingly, wafer fragment 240 of Fig. 26 comprises defined PMOS, peripheral NMOS, and memory array regions 244, 246 and 248, as well as a defined peripheral region 250. Wafer fragment 240 further comprises a polysilicon semiconductor material wafer 42 above which is provided an unpatterned gate layer strip 251, a peripheral NMOS transistor gate 256, NMOS memory array transistor gates 258 and 260, and a word line 264. The masking layer strip, gates and word line comprise a polysilicon layer 268, a refractory metal layer 270, an upper oxide layer 271, and a cap layer 272. Cap layer 272 is preferably silicon nitride, and preferably has a vertical thickness "Z" of from about 1500 Angstroms to about 4500 Angstroms, with 3000 Angstroms being most preferred. The gates and word line further comprise a gate oxide layer 266.

1 The Fig. 26 wafer further comprises peripheral NMOS LDD
2 region 274, and memory NMOS source/drain regions 276. Also,
3 gates 256, 258 and 260, as well as word line 264 comprise opposing
4 lateral sidewalls 263. A silicon oxide layer 280 extends along the
5 polysilicon sidewalls of unpatterned gate layer strip 251, gates 256, 258
6 and 260, word line 264, and along an upper surface 261 of wafer 42.

7 Referring to Fig. 27, sidewall spacers 288, 290, 292, 294 and 296
8 are provided adjacent sidewalls 263 of transistor gates 256, 258 and 260,
9 as well as adjacent masking layer strip 251 and word line 264.
10 Methods for provision of such sidewall spacers are known to persons
11 of ordinary skill in the art.

12 Sidewall spacers 288, 290, 292, 294 and 296 comprise a sidewall
13 spacer material and a lateral thickness "X". As discussed above
14 regarding the prior art Fig. 1, the sidewall spacer material will
15 preferably be silicon nitride, and thickness "X" will preferably be from
16 about 200 Angstroms to about 1000 Angstroms, as measured at about
17 the level of refractory metal layer 270.

18 Referring to Fig. 28, a masking layer provision step occurs as
19 memory array region 248 is covered with a masking layer 304.
20 Preferably, masking layer 304 is photoresist. Subsequently, an n-type
21 conductivity enhancing dopant 306 is implanted into semiconductor
22 material wafer 42 to form electrically conductive NMOS source/drain
23 regions 308 within the semiconductor material wafer. N-type conductivity
24 enhancing dopant 306 will preferably comprise arsenic and will

preferably be implanted at a dose of from about 1×10^{15} atoms/cm² to about 4×10^{15} atoms/cm² and at an energy of from about 10 KeV to about 50 KeV.

Referring to Fig. 29, the thickness "X" of sidewall spacers 290 is decreased by removing sidewall spacer material from the spacers 290. The thickness "X" may even be reduced to zero, i.e., the spacers 290 entirely removed, as discussed below with reference to Fig. 32.

Preferably, the removal of the sidewall spacer material is accomplished with an isotropic etch. Most preferably, the isotropic etch comprises a high pressure reactive ion etch utilizing NF₃, He, and O₂. It is noted that, since cap layer 272 is formed from silicon nitride, the etch of sidewall spacers 290 will also decrease the horizontal thickness "Z" of layer 272.

As sidewall spacer 288 and cap layer 272 of masking strip 251 are exposed to the above-described spacer etch, the thickness of sidewall spacers 288 and cap layer 272 of masking strip 251 are also reduced by the etch.

After the etch of sidewalls 290, a p-type conductivity enhancing dopant 310 is implanted into semiconductor material wafer 42 to form peripheral NMOS halo regions 312. P-type conductivity enhancing dopant 310 will preferably comprise boron. Most preferably, p-type dopant 310 will be BF₂ and will be implanted at a dose of from about 5×10^{12} atoms/cm² to about 5×10^{13} atoms/cm² and at an energy of from about 10 KeV to about 100 KeV.

1 The process of Figs. 26-29 forms a peripheral NMOS transistor
2 device 305, an array of NMOS memory transistor devices 303 and an
3 insulated word line 307. Transistor devices 305 and 303 are functionally
4 comparable to the devices 301 and 303 formed by the prior art process
5 of Figs. 7-12, but were formed with one less masking layer provision
6 step.

7 The prior art process of Figs. 7-12 utilizes the two masking layer
8 provision steps, shown at Figs. 10 and 12, after provision of the
9 transistor gates 256, 258 and 260, and prior to the last implant of
10 dopant (the implant of dopant 300) to complete transistor devices 301
11 and 303.

12 In contrast, the process of Figs. 26-29 utilizes only the one
13 masking layer provision step, shown at Fig. 28, after the provision of
14 the transistor gates and prior to the last implant of dopant (the implant
15 of dopant 310) to complete transistor devices 303 and 305.

16 Yet, both the prior art process of Figs. 7-12 and the process of
17 the present invention at Figs. 26-29 form a peripheral NMOS,
18 either 301 or 305, with source/drain regions, halo regions and LDD
19 regions. Both processes also form of an array of NMOS memory
20 transistors 303 with source/drain regions.

21 A difference between the transistor device 305 formed by the
22 process of Figs. 26-29 and the prior art transistor device 301 formed
23 by the process of Figs. 7-12, is in the location of the source/drain
24 regions relative to the sidewall spacers. The sidewall spacers 290 of

1 transistor device 305 have outer lateral edges 291 which are displaced
2 laterally inwardly, i.e., closer to gate 256, relative to an inner lateral
3 boundary 307 of source/drain regions 308. Thus, a lateral gap 293
4 exists between the outer lateral edge 291 of sidewall spacer 290 and
5 the inner lateral boundary 307 of source/drain regions 308. No such
6 lateral gap exists in prior art transistor device 301.

7 The length of lateral gap 293 is approximately equal to the
8 amount by which the lateral thickness "X" of sidewall spacers 290 is
9 decreased subsequent to the formation of source/drain regions 308. For
10 instance, if the lateral thickness "X" is decreased by about 400
11 Angstroms after formation of source/drain regions 308, the length of the
12 lateral gap 93 in the resulting transistor device 305 is also about 400
13 Angstroms. Preferably, the thickness "X" is reduced such that the
14 length of lateral gap 293 will be from about 200 Angstroms to
15 about 600 Angstroms.

16 As shown in Fig. 29, the lateral gap 293 essentially provides a slit
17 or pocket for implanting graded junction regions 312 inwardly adjacent
18 to source/drain regions 308, relative to gate 256. Thus, in the shown
19 preferred aspect of the invention, the lateral gap 293 within wafer 42
20 comprises a graded junction region 312 which is inwardly adjacent
21 source/drain regions 308.

22 A fifth embodiment of the present invention is described with
23 reference to Fig. 30. In Fig. 30, wafer fragment 240 is shown at a
24 processing step subsequent to that of Fig. 28. In Fig. 30, the lateral

1 thickness "X" of opposing lateral sidewalls 290 has been decreased in
2 a process similar to that described with reference to Fig. 28. Also, in
3 Fig. 30 the p-type dopant 310 is implanted into semiconductor material
4 wafer 42 to form NMOS halo regions in a manner similar to that
5 described with reference to Fig. 29. However, the embodiment of
6 Fig. 30 differs from that of Fig. 29 in that dopant 310 is implanted at
7 an angle other than parallel to the axis "Y" normal to the virtual
8 planar top surface 126 (shown in Fig. 19) of semiconductor wafer
9 material 42. Due to the angled implant of dopant 310, the resulting
10 peripheral NMOS halo implant regions 328 are toed slightly inward and
11 may actually penetrate beneath silicon oxide layer 280 adjacent gate
12 sidewalls 263, and may even penetrate beneath the gate 256.

13 For the angled implant of Fig. 30, p-type dopant 310 is preferably
14 BF_2 and is preferably implanted at a dose of from about 1×10^{12}
15 atoms/cm² to about 1×10^{12} atoms/cm² and at an energy of from
16 about 20 KeV to about 120 KeV.

17 After the formation of peripheral NMOS transistor device 305 and
18 memory array transistor devices 303, a PMOS transistor device may be
19 formed over PMOS region 244 as described with reference to Fig. 31.
20 Referring to Fig. 31, wafer fragment 240 is shown at a processing step
21 subsequent to that of Fig. 29. A masking layer 314, preferably of
22 photoresist, is provided over peripheral NMOS region 246.
23 Subsequently, a PMOS gate 330 is patterned from strip 251 (shown in
24 Fig. 29) and thereafter oxide layers 332 and sidewall spacers 334 are

1 provided adjacent the PMOS gate 330. Also, source/drain regions 336,
2 halo regions 338 and LDD regions 340 are provided operatively adjacent
3 gate 330, to form the shown PMOS transistor device 342. Methods for
4 forming the shown device 342 are known to persons of ordinary skill
5 in the art.

6 The wafer fragment 240 may be further processed by: (1)
7 stripping masking layers 304 and 314 from over peripheral NMOS
8 region 246 and memory array region 248; (2) deposition of a silicon
9 nitride or silicon oxide cap over transistors 303, 305 and 342 to block
10 borophosphosilicate glass (BPSG) out-diffusion; (3) BPSG deposition over
11 transistors 303, 305 and 342; (4) the formation of contact openings to
12 the source/drain regions of transistors 303, 305 and 342; and (5) the
13 provision of conductive plugs within the contact openings to form ohmic
14 contacts with the source/drain regions.

15 A sixth embodiment of the invention is described with reference
16 to Figs. 32-36.

17 Referring to Fig. 32, a semiconductor wafer fragment 240 is shown
18 subsequent to the processing step of Fig. 28. Sidewall spacers 288
19 and 290 have been removed from adjacent unpatterned gate layer
20 strip 251 and gate 256. The sidewall spacers are preferably removed
21 with the etching process which is preferably selective for silicon nitride
22 relative to silicon oxide. As described above, sidewalls 288 and 290,
23 as well as cap layer 272, are preferably formed of silicon nitride.
24 Accordingly, in the preferred process shown, spacers 288 and 290, as

1 well as the capping layer 272 over PMOS region 244 and peripheral
2 NMOS region 246, are selectively removed with the preferable etch
3 process, leaving oxide layers 271 and 280 exposed.

4 Subsequent to the nitride etch, p-type dopant 310 is implanted to
5 form halo regions 312 operatively adjacent peripheral NMOS gate 256.
6 Preferably, dopant 310 is implanted according to the preferable process
7 described above with reference to Fig. 29.

8 The exposed oxide layer 280 adjacent sidewalls 263 of gate 256
9 functions to displace halo implants 312 laterally outward from gate 256.
10 Accordingly, as a result of regions 312 being implanted after oxide
11 layer 280 is formed and regions 274 being implanted prior to oxide
12 layer 280 being formed, the most inward portions of halo regions 312
13 are spaced laterally outward from gate 256 relative to the most inward
14 portions of LDD regions 274.

15 An advantage of the process shown in Fig. 32 relative to the
16 process of Fig. 29 is that the Fig. 32 process results in the formation
17 of an insulated word line 307, and yet also results in the formation of
18 a peripheral NMOS transistor device 309 lacking an insulating layer over
19 the oxide layer 271. This is an advantage because it is desirable to
20 have a thick insulating layer surrounding word line 307 so as to avoid
21 shorts between adjacent storage nodes and word line 307, and yet it is
22 also desirable to have little or no insulating layer over the oxide
23 layer 271 of the peripheral NMOS transistor device during subsequent
24 processing steps. Such an insulating layer complicates later processes

1 of forming contact to the refractory metal layer 272. The peripheral
2 NMOS active area may, in fact, be severely damaged when a thick
3 insulating layer on top of the peripheral NMOS gate is cleared during
4 such contact forming steps.

5 Referring to Fig. 33, a masking layer 350, preferably of
6 photoresist, is provided over peripheral NMOS region 246.
7 Subsequently, a PMOS transistor gate 331 is patterned from gate layer
8 strip 251. Gate 331 comprises a gate oxide layer 266, a polysilicon
9 layer 268, a refractory metal layer 270 and an upper oxide layer 271.
10 The gate 331 also comprises a pair of opposing lateral sidewalls 263.

11 After PMOS gate 331 is patterned, an overhanging mask 352,
12 preferably of photoresist, is provided over the gate. Overhanging
13 mask 352 extends laterally outward beyond the opposing lateral
14 sidewalls 263 of gate 331. After provision of mask 352, a p-type
15 dopant 354 is implanted into PMOS region 244 of wafer 42 to form
16 PMOS source/drain regions 356. PMOS source/drain regions 356 are
17 offset from gate 331 by about the overhang of overhanging mask 352.
18 P-type dopant 354 is preferably BF_2 and is preferably implanted at a
19 dose of from about 1×10^{15} atoms/cm² to about 5×10^{15} atoms/cm²
20 and at an energy of from about 10 KeV to about 40 KeV.

21 Referring to Fig. 34, a dopant 358 is implanted an angle other
22 than parallel to the axis "Y" normal to virtual planar surface 126 of
23 semiconductor wafer material 42 (shown in Fig. 19). Such an angled
24 implant of dopant 358 provides graded junction regions 360 operatively

1 adjacent PMOS transistor gate 331 and inwardly adjacent of source/drain
2 regions 356. Dopant 358 may be either an n-type conductivity
3 enhancing dopant, such as phosphorus, or a p-type conductivity
4 enhancing dopant, such as BF_2 , depending on whether LDD regions or
5 halo regions are to be formed. Also, multiple angled implants may be
6 performed such that both LDD regions and graded junction regions are
7 formed. The methods for performing such angled implants are known
8 to persons of ordinary skill in the art. In alternative methods of the
9 invention, which are not shown, dopant 358 may be provided at an
10 angle which is parallel to axis "Y" and then diffused to form graded
11 junction regions 360.

12 Referring to Figs. 35 and 36, a seventh embodiment of the
13 invention, comprising an alternate method for forming PMOS
14 source/drain regions and graded junction regions subsequent to the step
15 of Fig. 32, is shown. Referring to Fig. 35, a non-overhanging masking
16 layer 364, preferably of photoresist, is provided on top of PMOS
17 transistor gate 331. After provision of masking layer 364, p-type
18 dopant 354 is implanted, preferably as described above with reference
19 to Fig. 33, to form PMOS source/drain regions 366 operatively adjacent
20 PMOS transistor gate 331. Thereafter, as shown in Fig. 36, second
21 dopant 358 is implanted to form graded junction regions 368. As
22 described above with relation to Fig. 34, dopant 358 may be either an
23 n-type dopant or a p-type dopant depending on whether the graded
24 junctions to be formed are to be LDD regions or halo regions. Also,

multiple implants of dopant may be provided to form both LDD regions and halo regions operatively adjacent PMOS transistor gate 331.

Figs. 37 and 38 illustrate an eighth embodiment of the invention which may follow either Fig. 29 or Fig. 30. In the shown process, the embodiment follows Fig. 30 as indicated by the toed inward halo regions 328.

The embodiment of Figs. 37 and 38 has the advantage discussed above in relation to Fig. 32 that both an insulated word line 307 (shown in Fig. 38) is formed, and also a peripheral NMOS transistor device 380 (shown in Fig. 38) lacking an insulating layer over the oxide layer 271 is formed. The embodiment of Figs. 37 and 38 has the further advantage that it produces sidewalls 290 with flat top surfaces 386 (shown in Fig. 38).

Referring to Fig. 37, a masking layer 370 is provided over PMOS region 244 and peripheral NMOS region 246. As shown, masking layer 370 is preferably thinner than the masking layer 304 provided over memory array region 248.

Referring to Fig. 38, masking layers 304 and 370 are etched back such that masking layer 370 is about level with the top of oxide layer 271 of transistor gate 254. Also, the etching conditions are preferably such that sidewall spacers 290 and capping layer 272 are etched. Accordingly, a peripheral PMOS transistor device 380 is formed having sidewall spacers 290 with flat top surfaces 386 and having an exposed oxide layer 271.

1 Subsequent to the process of Figs. 37 and 38, a PMOS transistor
2 device may be formed over region 244. Such PMOS transistor device
3 formation may be done, for example, by the procedures described above
4 with reference to Figs. 31-36.

5 It is to be understood that the invention is not to be limited by
6 the embodiments shown in the drawings. For instance, silicon oxide
7 layer 280 is shown as formed prior to the peripheral NMOS LDD
8 regions and the memory array source/drain regions throughout the
9 illustrated embodiments. However, silicon oxide layer 280 would not
10 necessarily have to be formed at all, and would also not necessarily
11 need to be formed prior to formation of any of the shown graded
12 junction regions or source/drain regions. Also, although the methods
13 shown in Figs. 27, 28, 35 and 36 indicate that source/drain regions are
14 formed prior to graded junction regions, the procedures could be
15 reversed such that the graded junction regions are formed prior to the
16 source/drain regions. Also, the procedures could be modified such that
17 graded junction regions are formed both prior to and subsequent to the
18 formation of source/drain regions in applications in which more than one
19 graded junction region implant is performed.

20 In compliance with the statute, the invention has been described
21 in language more or less specific as to structural and methodical
22 features. It is to be understood, however, that the invention is not
23 limited to the specific features shown and described, since the means
24 herein disclosed comprise preferred forms of putting the invention into

1 effect. The invention is, therefore, claimed in any of its forms or
2 modifications within the proper scope of the appended claims
3 appropriately interpreted in accordance with the doctrine of equivalents.
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24